Pastāsti draugiem par šo preci:
SystemVerilog for Hardware Description: RTL Design and Verification Vaibbhav Taraate 2020 edition
SystemVerilog for Hardware Description: RTL Design and Verification
Vaibbhav Taraate
This book introduces the reader to FPGA based design for RTL synthesis. The book builds the story from basic fundamentals of FPGA based designs to advance RTL design and verification concepts using SystemVerilog.
252 pages, 95 Illustrations, color; 9 Illustrations, black and white; XXI, 252 p. 104 illus., 95 ill
| Mediji | Grāmatas Paperback Book (Grāmata ar mīksto vāku un līmēto muguru) |
| Izlaists | 2021. gada 11. jūnijs |
| ISBN13 | 9789811544071 |
| Izdevēji | Springer Verlag, Singapore |
| Lapas | 252 |
| Izmēri | 233 × 156 × 18 mm · 422 g |