Pastāsti draugiem par šo preci:
Logic Synthesis and SOC Prototyping Taraate 1st ed. 2020 edition
Logic Synthesis and SOC Prototyping
Taraate
This book describes RTL design, synthesis, and timing closure strategies for SOC blocks. It covers high-level RTL design scenarios and challenges for SOC design. The book covers the Synopsys DC, PT commands, and use of them to constraint and to optimize SOC design.
251 pages, XIX, 251 p.
| Mediji | Grāmatas Book |
| Izlaists | 2020. gada 30. janvāris |
| ISBN13 | 9789811513138 |
| Izdevēji | Springer Verlag, Singapore |
| Lapas | 251 |
| Izmēri | 150 × 220 × 20 mm · 504 g (Svars (aptuveni)) |