Hardware-in-the-loop Simulation: a Scalable, Component-based, Time-triggered Hardware-in-the-loop Simulation Framework - Martin Schlager - Grāmatas - VDM Verlag Dr. Müller - 9783836462167 - 2008. gada 21. aprīlis
Ja vāks un nosaukums nesakrīt, pareizs ir nosaukums

Hardware-in-the-loop Simulation: a Scalable, Component-based, Time-triggered Hardware-in-the-loop Simulation Framework

Cena
€ 64,49

Pasūtīts no attālās noliktavas

Paredzamā piegāde . gada 29. maijā - . gada 12. jūn.
Pievienot savam iMusic vēlmju sarakstam

Safety-critical real-time systems must guarantee correct operation in all operational conditions - even if these conditions are very unlikely to occur (rare events). Hardware-in-the-Loop (HiL) simulation is a common validation technique of real-time systems. In an HiL simulation the environment of a System-Under-Test (SUT) is simulated by an assigned HiL simulator. Thereby, the SUT interacts with the HiL simulator in real-time which necessitates a model of time and interfaces of the HiL simulator that are identical to the model of time and the interfaces of the SUT. In this book an HiL simulation framework is proposed that allows predictable interaction of a distributed HiL simulator and an SUT. This HiL simulation framework comprises configurable simulation components which are interconnected via a time-triggered interaction mechanism. Information flow between the HiL simulator and the SUT is strictly controlled by the progression of synchronized global time and bound to a priori known latency and jitter. This book addresses researchers and engineers in safety-critical domains such as the avionics or automotive industries.

Mediji Grāmatas     Paperback Book   (Grāmata ar mīksto vāku un līmēto muguru)
Izlaists 2008. gada 21. aprīlis
ISBN13 9783836462167
Izdevēji VDM Verlag Dr. Müller
Lapas 156
Izmēri 150 × 220 × 10 mm   ·   213 g
Valoda Angļu