Verification by Error Modeling: Using Testing Techniques in Hardware Verification - Frontiers in Electronic Testing - Katarzyna Radecka - Grāmatas - Springer-Verlag New York Inc. - 9781441954022 - 2010. gada 7. decembris
Ja vāks un nosaukums nesakrīt, pareizs ir nosaukums

Katarzyna Radecka
Verification by Error Modeling: Using Testing Techniques in Hardware Verification - Frontiers in Electronic Testing Softcover reprint of the original 1st ed. 2003 edition

Cena
€ 103,49

Pasūtīts no attālās noliktavas

Paredzamā piegāde . gada 5. - 15. jūn.

Mūsu klienti saka:

14 dienu atgriešanas politika saskaņā ar Eiropas patērētāju tiesību aizsardzības likumu
Top vieta Trustpilot
Pievienot savam iMusic vēlmju sarakstam

Pieejams arī kā:

Although there are no widely adhered standards for a design flow, most companies have their own established practices, which they follow closely for in-house design processes. In practice, initial phases of preparing a design specification are susceptible to potential errors, as it is very difficult to grasp all the details in a complex design.

216 pages, biography

Mediji Grāmatas     Paperback Book   (Grāmata ar mīksto vāku un līmēto muguru)
Izlaists 2010. gada 7. decembris
ISBN13 9781441954022
Izdevēji Springer-Verlag New York Inc.
Lapas 216
Izmēri 155 × 235 × 12 mm   ·   331 g
Valoda Angļu  

Mere med samme udgiver

Skatīt visus Katarzyna Radecka ( piem., Hardcover Book un Paperback Book )