Design Space Exploration of Network-on-chip at System Level: a Genetic Algorithm   Approach - Rabindra Kumar Jena - Grāmatas - LAP LAMBERT Academic Publishing - 9783847320050 - 2012. gada 11. janvāris
Ja vāks un nosaukums nesakrīt, pareizs ir nosaukums

Design Space Exploration of Network-on-chip at System Level: a Genetic Algorithm Approach

Cena
€ 53,99

Pasūtīts no attālās noliktavas

Paredzamā piegāde . gada 4. - 12. aug.
Saņemiet paziņojumus par jauniem Rabindra Kumar Jena izdevumiem
Pievienot savam iMusic vēlmju sarakstam

Not rated yet

About the Book: The goal of this text is to help students, researchers and academicians, who are working in the field of CAD for VLSI. Network-on-Chip(NoC) has been recently developed as an on-chip communication solution for System-on-Chip(SoC) design. This paradigm supports various communication resources at a time and overcomes the limitations of bus-based System. Design space exploration methodology at system level reduces the time-to-market pressure of the large and complex systems. On the other hand, design space exploration at system level is a combinatorial optimization problem. So, multi-objective Genetic Algorithm has been considered as an optimization tool for the design space exploration task. This book provides detailed methodology/algorithms to explore the design space of NoC at System Level using Genetic Algorithm. This book is the outcome of my PhD work. I hope this book will help all stake holders for extensive research in the field of NoC at System level.

Mediji Grāmatas     Paperback Book   (Grāmata ar mīksto vāku un līmēto muguru)
Izlaists 2012. gada 11. janvāris
ISBN13 9783847320050
Izdevēji LAP LAMBERT Academic Publishing
Lapas 160
Izmēri 150 × 9 × 226 mm   ·   256 g
Valoda Vācu