Comparison of Adiabatic and Cmos Adders: Theory,simulation - V. V. G. S. Rajendra Prasad Vegunta - Grāmatas - LAP LAMBERT Academic Publishing - 9783659110412 - 2012. gada 6. maijs
Ja vāks un nosaukums nesakrīt, pareizs ir nosaukums

Comparison of Adiabatic and Cmos Adders: Theory,simulation

Cena
€ 45,49

Pasūtīts no attālās noliktavas

Paredzamā piegāde . gada 24. sept. - . gada 2. okt.
Saņemiet paziņojumus par jauniem V. V. G. S. Rajendra Prasad Vegunta izdevumiem
Pievienot savam iMusic vēlmju sarakstam

Not rated yet

Power minimization is one of the primary concerns in today VLSI design methodologies because of two main reasons one is the long battery operating life requirement of mobile and portable devices and second is due to increasing number of transistors on a single chip leads to high power dissipation and it can lead to reliability and IC packaging problems. This work mainly concentrates on low power circuit design approaches.this book covers 1.sources of power dissipation in CMOS logic 2. Adiabatic Logic Principle 3. Review of Adiabatic Logic families 4. Different full adder implementations

Mediji Grāmatas     Paperback Book   (Grāmata ar mīksto vāku un līmēto muguru)
Izlaists 2012. gada 6. maijs
ISBN13 9783659110412
Izdevēji LAP LAMBERT Academic Publishing
Lapas 100
Izmēri 150 × 6 × 226 mm   ·   167 g
Valoda Vācu