Pastāsti draugiem par šo preci:
Applied Formal Verification: for Digital Circuit Design Douglas L. Perry
Applied Formal Verification: for Digital Circuit Design
Douglas L. Perry
Formal verification is a digital design method. This tutorial shows designers how to apply Formal Verification, along with hardware description languages like Verilog and VHDL, to solve real-world design problems.
240 pages, 75 illustrations
| Mediji | Grāmatas Hardcover Book (Grāmata ar cieto muguriņu un vāku) |
| Izlaists | 2005. gada 1. maijs |
| ISBN13 | 9780071443722 |
| Izdevēji | McGraw-Hill Education - Europe |
| Lapas | 240 |
| Izmēri | 154 × 231 × 23 mm · 512 g |
| Valoda | Angļu |