Sequential Logic and Verilog HDL Fundamentals - Cavanagh, Joseph (Santa Clara University, California, USA) - Grāmatas - Taylor & Francis Inc - 9781498738224 - 2015. gada 28. oktobris
Ja vāks un nosaukums nesakrīt, pareizs ir nosaukums

Sequential Logic and Verilog HDL Fundamentals 1. izdevums

Cena
€ 267,99

Pasūtīts no attālās noliktavas

Paredzamā piegāde . gada 11. - 25. aug.
Saņemiet paziņojumus par jauniem Cavanagh, Joseph (Santa Clara University, California, USA) izdevumiem
Pievienot savam iMusic vēlmju sarakstam

Not rated yet

Sequential Logic and Verilog HDL Fundamentals discusses the analysis and synthesis of synchronous and asynchronous sequential machines. These machines are implemented using Verilog Hardware Description Language (HDL), in accordance with the Institute of Electrical and Electronics Engineers (IEEE) Standard: 1364-1995.

The book concentrates on sequential logic design with a focus on the design of various Verilog HDL projects.Emphasis is placed on structured and rigorous design principles that can be applied to practical applications. Each step of the analysis and synthesis procedures is clearly delineated. Each method that is presented is expounded in sufficient detail with accompanying examples. Many analysis and synthesis examples use mixed-logic symbols incorporating both positive- and negative-input logic gates for NAND (not AND) and NOR (not OR) logic, while other examples utilize only positive-input logic gates. The use of mixed logic parallels the use of these symbols in the industry.

The bookis intended to be a tutorial, and as such, is comprehensive and self-contained. All designs are carried through to completion?nothing is left unfinished or partially designed. Each chapter contains numerous problems of varying complexity to be designed by the reader using Verilog HDL design techniques. The Verilog HDL designs include the design module, the test bench module that tests the design for correct functionality, the outputs obtained from the test bench, and the waveforms obtained from the test bench.

Sequential Logic and Verilog HDL Fundamentals presents Verilog HDL with numerous design examples to help the reader thoroughly understand this popular hardware description language. The book is designed for practicing electrical engineers, computer engineers, and computer scientists; for graduate students in electrical engineering, computer engineering, and computer science; and for senior-level undergraduate students.


860 pages, 822 black & white illustrations, 16 black & white tables

Mediji Grāmatas     Hardcover Book   (Grāmata ar cieto muguriņu un vāku)
Izlaists 2015. gada 28. oktobris
ISBN13 9781498738224
Izdevēji Taylor & Francis Inc
Lapas 860
Izmēri 187 × 261 × 53 mm   ·   1,72 kg
Valoda Angļu  

Vairāk no tā paša izdevēja